2022-11-08 09:56:22 +01:00
|
|
|
--TEST--
|
|
|
|
|
003: Memory update (binary op with reg + swap)
|
|
|
|
|
--TARGET--
|
|
|
|
|
x86
|
|
|
|
|
--ARGS--
|
|
|
|
|
-S
|
|
|
|
|
--CODE--
|
|
|
|
|
{
|
|
|
|
|
int32_t c = 0x80;
|
|
|
|
|
l_1 = START(l_5);
|
|
|
|
|
int32_t y = PARAM(l_1, "y", 1);
|
|
|
|
|
int32_t v = VAR(l_1, "_spill_");
|
|
|
|
|
l_2 = VSTORE(l_1, v, y);
|
|
|
|
|
int32_t z, l_3 = VLOAD(l_2, v);
|
|
|
|
|
int32_t y2 = ADD(y, y);
|
|
|
|
|
int32_t ret = AND(y2, z);
|
|
|
|
|
l_4 = VSTORE(l_3, v, ret);
|
|
|
|
|
l_5 = RETURN(l_4);
|
|
|
|
|
}
|
|
|
|
|
--EXPECT--
|
|
|
|
|
test:
|
|
|
|
|
subl $4, %esp
|
|
|
|
|
movl 8(%esp), %eax
|
|
|
|
|
movl %eax, (%esp)
|
2023-02-21 20:55:47 +01:00
|
|
|
addl %eax, %eax
|
2022-11-08 09:56:22 +01:00
|
|
|
andl %eax, (%esp)
|
|
|
|
|
addl $4, %esp
|
|
|
|
|
retl
|
