ir/tests/debug.aarch64/memop_005.irt

28 lines
431 B
Plaintext
Raw Normal View History

--TEST--
005: Memory update (mul pwr2)
--TARGET--
aarch64
--ARGS--
-S
--CODE--
{
int32_t c = 16;
l_1 = START(l_5);
int32_t y = PARAM(l_1, "y", 1);
int32_t v = VAR(l_1, "_spill_");
l_2 = VSTORE(l_1, v, y);
int32_t z, l_3 = VLOAD(l_2, v);
int32_t ret = MUL(z, c);
l_4 = VSTORE(l_3, v, ret);
l_5 = RETURN(l_4);
}
--EXPECT--
test:
sub sp, sp, #8
str w0, [sp]
ldr w0, [sp]
lsl w0, w0, #4
str w0, [sp]
add sp, sp, #8
ret