ir/tests/Windows-x86_64/ra_015.irt

25 lines
408 B
Plaintext
Raw Normal View History

--TEST--
015: Register Allocation (SHL + SHL + reuse/vreg hint)
--TARGET--
Windows-x86_64
--ARGS--
-S
--CODE--
{
l_1 = START(l_4);
uint32_t x = PARAM(l_1, "x", 1);
uint32_t y = PARAM(l_1, "y", 2);
uint32_t ret = SHL(x, y);
uint32_t ret2 = SHL(y, ret);
l_4 = RETURN(l_1, ret2);
}
--EXPECT--
test:
movl %ecx, %eax
movl %edx, %ecx
shll %cl, %eax
movl %eax, %ecx
movl %edx, %eax
shll %cl, %eax
retq