mirror of
https://github.com/danog/ir.git
synced 2024-12-12 17:27:25 +01:00
26 lines
420 B
Plaintext
26 lines
420 B
Plaintext
|
--TEST--
|
||
|
|
015: Register Allocation (SHL + SHL + reuse/vreg hint)
|
||
|
|
--TARGET--
|
||
|
|
x86
|
||
|
|
--ARGS--
|
||
|
|
-S
|
||
|
|
--CODE--
|
||
|
|
{
|
||
|
|
l_1 = START(l_4);
|
||
|
|
uint32_t x = PARAM(l_1, "x", 1);
|
||
|
|
uint32_t y = PARAM(l_1, "y", 2);
|
||
|
|
uint32_t ret = SHL(x, y);
|
||
|
|
uint32_t ret2 = SHL(y, ret);
|
||
|
|
l_4 = RETURN(l_1, ret2);
|
||
|
|
}
|
||
|
|
--EXPECT--
|
||
|
|
test:
|
||
|
|
movl 4(%esp), %ecx
|
||
|
|
movl 8(%esp), %eax
|
||
|
|
movl %ecx, %edx
|
||
|
|
movl %eax, %ecx
|
||
|
|
shll %cl, %edx
|
||
|
|
movl %edx, %ecx
|
||
|
|
shll %cl, %eax
|
||
|
|
retl
|