ir/tests/debug/memop_003.irt

28 lines
479 B
Plaintext
Raw Normal View History

--TEST--
003: Memory update (binary op with reg + swap)
2022-05-25 16:38:22 +02:00
--TARGET--
x86_64
--ARGS--
-S
--CODE--
{
int32_t c = 0x80;
l_1 = START(l_5);
int32_t y = PARAM(l_1, "y", 1);
int32_t v = VAR(l_1, "_spill_");
l_2 = VSTORE(l_1, v, y);
int32_t z, l_3 = VLOAD(l_2, v);
2022-06-03 10:23:05 +02:00
int32_t y2 = ADD(y, y);
int32_t ret = AND(y2, z);
l_4 = VSTORE(l_3, v, ret);
l_5 = RETURN(l_4);
}
--EXPECT--
test:
subq $8, %rsp
movl %edi, (%rsp)
leal (%rdi, %rdi), %eax
andl %eax, (%rsp)
addq $8, %rsp
retq