ir/tests/x86_64/ra_010.irt

22 lines
369 B
Plaintext
Raw Normal View History

--TEST--
010: Register Allocation (ADD + MUL)
2022-05-25 16:38:22 +02:00
--TARGET--
x86_64
--ARGS--
-S
--CODE--
{
l_1 = START(l_4);
uint32_t x_1 = PARAM(l_1, "x", 1);
uint32_t y_1 = PARAM(l_1, "y", 2);
uint32_t z_1 = PARAM(l_1, "z", 3);
uint32_t x_2 = ADD(x_1, y_1);
uint32_t x_3 = MUL(x_2, z_1);
l_4 = RETURN(l_1, x_3);
}
--EXPECT--
test:
leal (%rsi, %rdi), %eax
2022-12-16 10:57:40 +01:00
imull %edx, %eax
retq