ir/tests/debug/loop_001.irt

41 lines
694 B
Plaintext
Raw Normal View History

2022-04-21 23:11:34 +02:00
--TEST--
LOOP 001
2022-05-25 16:38:22 +02:00
--TARGET--
x86_64
2022-04-21 23:11:34 +02:00
--ARGS--
-S
--CODE--
{
uintptr_t c_1 = 0;
bool c_2 = 0;
bool c_3 = 1;
int32_t c_4 = 10;
int32_t c_5 = 2;
int32_t c_6 = 1;
int32_t c_7 = 0;
2022-06-15 16:27:31 +02:00
l_1 = START(l_14);
2022-04-21 23:11:34 +02:00
int32_t d_2 = PARAM(l_1, "x", 0);
l_3 = END(l_1);
l_4 = LOOP_BEGIN(l_3, l_12);
int32_t d_5 = PHI(l_4, c_7, d_7);
int32_t d_6 = ADD(d_2, c_6);
int32_t d_7 = ADD(d_6, d_5);
int32_t d_8 = MUL(d_7, c_5);
bool d_9 = LT(d_7, c_4);
l_10 = IF(l_4, d_9);
l_11 = IF_TRUE(l_10);
l_12 = LOOP_END(l_11, l_4);
l_13 = IF_FALSE(l_10);
2022-06-15 16:27:31 +02:00
l_14 = RETURN(l_13, d_8);
2022-04-21 23:11:34 +02:00
}
--EXPECT--
test:
leal 1(%rdi), %eax
xorl %ecx, %ecx
.L1:
addl %eax, %ecx
2022-04-21 23:11:34 +02:00
cmpl $0xa, %ecx
jl .L1
2022-04-21 23:11:34 +02:00
leal (%rcx, %rcx), %eax
retq