danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2025-01-22 05:31:32 +01:00
Code Issues Packages Projects Releases Wiki Activity

Simplify ir_assign_virtual_registers()

Browse Source
This commit is contained in:
Dmitry Stogov 2023-04-13 03:01:08 +03:00
parent f85f5fd2a8
commit 7d395532d9
1 changed files with 35 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
ir_ra.c
View File

@ -38,7 +38,7 @@ bool ir_reg_is_int(int32_t reg)
return reg >= IR_REG_GP_FIRST && reg <= IR_REG_GP_LAST; return reg >= IR_REG_GP_FIRST && reg <= IR_REG_GP_LAST;
} }
int ir_assign_virtual_registers(ir_ctx *ctx) static int ir_assign_virtual_registers_slow(ir_ctx *ctx)
{ {
uint32_t *vregs; uint32_t *vregs;
uint32_t vregs_count = 0; uint32_t vregs_count = 0;
@ -81,6 +81,40 @@ int ir_assign_virtual_registers(ir_ctx *ctx)
return 1; return 1;
} }
int ir_assign_virtual_registers(ir_ctx *ctx)
{
uint32_t *vregs;
uint32_t vregs_count = 0;
ir_ref i;
ir_insn *insn;
if (!ctx->rules) {
return ir_assign_virtual_registers_slow(ctx);
}
/* Assign unique virtual register to each rule that needs it */
vregs = ir_mem_malloc(ctx->insns_count * sizeof(ir_ref));
for (i = 1, insn = &ctx->ir_base[1]; i < ctx->insns_count; i++, insn++) {
uint32_t v = 0;
if (ctx->rules[i] && !(ctx->rules[i] & (IR_FUSED|IR_SKIPPED))) {
uint32_t flags = ir_op_flags[insn->op];
if (((flags & IR_OP_FLAG_DATA) && ctx->use_lists[i].count > 0)
|| ((flags & IR_OP_FLAG_MEM) && ctx->use_lists[i].count > 1)) {
v = ++vregs_count;
}
}
vregs[i] = v;
}
ctx->vregs_count = vregs_count;
ctx->vregs = vregs;
return 1;
}
/* Lifetime intervals construction */ /* Lifetime intervals construction */
static void ir_add_local_var(ir_ctx *ctx, int v, uint8_t type) static void ir_add_local_var(ir_ctx *ctx, int v, uint8_t type)