danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2024-11-27 04:45:38 +01:00
Code Issues Packages Projects Releases Wiki Activity

Fixed fuse loading in BITCAST

Browse Source
This commit is contained in:
Dmitry Stogov 2022-09-16 10:19:31 +03:00
parent 4a8ebd5be5
commit 86bec14bc2
1 changed files with 11 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
ir_x86.dasc
View File

@ -4628,12 +4628,16 @@ static void ir_emit_bitcast(ir_ctx *ctx, ir_ref def, ir_insn *insn)
dasm_State **Dst = &data->dasm_state; dasm_State **Dst = &data->dasm_state;
ir_reg def_reg = IR_REG_NUM(ctx->regs[def][0]); ir_reg def_reg = IR_REG_NUM(ctx->regs[def][0]);
ir_reg op1_reg = ctx->regs[def][1]; ir_reg op1_reg = ctx->regs[def][1];
int32_t offset;
IR_ASSERT(ir_type_size[dst_type] == ir_type_size[src_type]); IR_ASSERT(ir_type_size[dst_type] == ir_type_size[src_type]);
IR_ASSERT(def_reg != IR_REG_NONE); IR_ASSERT(def_reg != IR_REG_NONE);
if (IR_IS_TYPE_INT(src_type) && IR_IS_TYPE_INT(dst_type)) { if (IR_IS_TYPE_INT(src_type) && IR_IS_TYPE_INT(dst_type)) {
IR_ASSERT(ctx->rules[insn->op1] != IR_SKIP_MEM); // NIY if (ctx->rules[insn->op1] == IR_SKIP_MEM) {
if (op1_reg != IR_REG_NONE) { IR_ASSERT(op1_reg != IR_REG_NONE);
offset = ir_fuse_load(ctx, insn->op1, &op1_reg);
ir_emit_load_mem_int(ctx, dst_type, def_reg, op1_reg, offset);
} else if (op1_reg != IR_REG_NONE) {
if (op1_reg != def_reg) { if (op1_reg != def_reg) {
ir_emit_mov(ctx, dst_type, def_reg, op1_reg); ir_emit_mov(ctx, dst_type, def_reg, op1_reg);
} }
@ -4641,8 +4645,11 @@ static void ir_emit_bitcast(ir_ctx *ctx, ir_ref def, ir_insn *insn)
ir_emit_load(ctx, dst_type, def_reg, insn->op1); ir_emit_load(ctx, dst_type, def_reg, insn->op1);
} }
} else if (IR_IS_TYPE_FP(src_type) && IR_IS_TYPE_FP(dst_type)) { } else if (IR_IS_TYPE_FP(src_type) && IR_IS_TYPE_FP(dst_type)) {
IR_ASSERT(ctx->rules[insn->op1] != IR_SKIP_MEM); // NIY if (ctx->rules[insn->op1] == IR_SKIP_MEM) {
if (op1_reg != IR_REG_NONE) { IR_ASSERT(op1_reg != IR_REG_NONE);
offset = ir_fuse_load(ctx, insn->op1, &op1_reg);
ir_emit_load_mem_fp(ctx, dst_type, def_reg, op1_reg, offset);
} else if (op1_reg != IR_REG_NONE) {
if (op1_reg != def_reg) { if (op1_reg != def_reg) {
ir_emit_fp_mov(ctx, dst_type, def_reg, op1_reg); ir_emit_fp_mov(ctx, dst_type, def_reg, op1_reg);
} }