danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2024-11-26 12:24:56 +01:00
Code Issues Packages Projects Releases Wiki Activity

Fix

Browse Source
This commit is contained in:
Daniil Gentili 2023-06-08 22:28:01 +02:00
parent b060d1c214
commit bfbbc25062
Signed by: danog
GPG Key ID: 8C1BE3B34B230CA7
2 changed files with 18 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
dynasm/dasm_riscv.lua
View File

@ -79,6 +79,7 @@ local action_names = {
"STOP", "SECTION", "ESC", "REL_EXT", "STOP", "SECTION", "ESC", "REL_EXT",
"ALIGN", "REL_LG", "LABEL_LG", "ALIGN", "REL_LG", "LABEL_LG",
"REL_PC", "LABEL_PC", "IMM", "IMMS", "REL_PC", "LABEL_PC", "IMM", "IMMS",
"VREG"
} }
-- Maximum number of section buffer positions for dasm_put(). -- Maximum number of section buffer positions for dasm_put().
@ -612,7 +613,7 @@ local function parse_gpr(expr)
end end
local vreg = match(expr, "^Rx(%b())$") local vreg = match(expr, "^Rx(%b())$")
if vreg then if vreg then
waction("VREG", vreg) waction("VREG", 0, vreg)
return 0 return 0
end end
werror("bad register name `"..expr.."'") werror("bad register name `"..expr.."'")

23
ir_riscv64.dasc
View File

@ -92,6 +92,11 @@ static bool aarch64_may_encode_logical_imm(uint64_t value, uint32_t type_size)
return 0; return 0;
} }
static bool riscv64_may_encode_i_type_addr_offset(int64_t offset, uint32_t type_size)
{
return (uintptr_t)(offset) % type_size == 0 && (uintptr_t)(offset) < 0xfff;
}
static bool aarch64_may_encode_addr_offset(int64_t offset, uint32_t type_size) static bool aarch64_may_encode_addr_offset(int64_t offset, uint32_t type_size)
{ {
return (uintptr_t)(offset) % type_size == 0 && (uintptr_t)(offset) < 0xfff * type_size; return (uintptr_t)(offset) % type_size == 0 && (uintptr_t)(offset) < 0xfff * type_size;
@ -837,26 +842,30 @@ static void ir_emit_load_mem_int(ir_ctx *ctx, ir_type type, ir_reg reg, ir_reg b
ir_backend_data *data = ctx->data; ir_backend_data *data = ctx->data;
dasm_State **Dst = &data->dasm_state; dasm_State **Dst = &data->dasm_state;
if (aarch64_may_encode_addr_offset(offset, ir_type_size[type])) { if (riscv64_may_encode_i_type_addr_offset(offset, ir_type_size[type])) {
switch (ir_type_size[type]) { switch (ir_type_size[type]) {
case 8: case 8:
| ldr Rx(reg), [Rx(base_reg), #offset] | ld Rx(reg), offset(Rx(base_reg))
break; break;
case 4: case 4:
| ldr Rw(reg), [Rx(base_reg), #offset] if (IR_IS_TYPE_SIGNED(type)) {
| lw Rx(reg), offset(Rx(base_reg))
} else {
| lwu Rx(reg), offset(Rx(base_reg))
}
break; break;
case 2: case 2:
if (IR_IS_TYPE_SIGNED(type)) { if (IR_IS_TYPE_SIGNED(type)) {
| ldrsh Rw(reg), [Rx(base_reg), #offset] | lh Rx(reg), offset(Rx(base_reg))
} else { } else {
| ldrh Rw(reg), [Rx(base_reg), #offset] | lhu Rx(reg), offset(Rx(base_reg))
} }
break; break;
case 1: case 1:
if (IR_IS_TYPE_SIGNED(type)) { if (IR_IS_TYPE_SIGNED(type)) {
| ldrsb Rw(reg), [Rx(base_reg), #offset] | lb Rx(reg), offset(Rx(base_reg))
} else { } else {
| ldrb Rw(reg), [Rx(base_reg), #offset] | lbu Rx(reg), offset(Rx(base_reg))
} }
break; break;
default: default: