danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2024-12-04 18:49:09 +01:00
Code Issues Packages Projects Releases Wiki Activity
803 Commits 2 Branches 0 Tags 3.2 MiB
18bdfb4203
Commit Graph

4 Commits

Author SHA1 Message Date
Dmitry Stogov
c9fa8dfebd Fixed SSA deconstruction 
Previously we performed parallel copy for virtual registers, now we do
the same for the target CPU registers.
 2023-05-17 22:37:45 +03:00
Dmitry Stogov
1e5e9e08ce Re-implement instruction fusion and live-range construction 2023-04-05 19:20:43 +03:00
Dmitry Stogov
24e8e216a1 Remove a "reference" edge from LOOP_END to LOOP_BEGIN node. 2023-03-23 00:47:27 +03:00
Dmitry Stogov
37dececa71 Add more tests (8 tests ara failed on 32-bit x86) 2022-11-08 11:56:22 +03:00