Dmitry Stogov
|
00c300fc9f
|
Start Aarch64 back-end
|
2022-05-31 11:22:31 +03:00 |
|
Dmitry Stogov
|
41f3e43cf7
|
cleanup
|
2022-05-27 13:18:04 +03:00 |
|
Dmitry Stogov
|
3e1816a71f
|
Fix register allocation for ABS_INT
|
2022-05-27 00:11:31 +03:00 |
|
Dmitry Stogov
|
ead2b69fc6
|
x86_32 backend (incomplete)
|
2022-05-25 22:00:18 +03:00 |
|
Dmitry Stogov
|
341e3b8083
|
Initial support for x86_32 backend (incomplete)
|
2022-05-25 14:58:39 +03:00 |
|
Dmitry Stogov
|
896ddb9e77
|
Flexable scratch register constraints (allow MUL %edx)
|
2022-05-13 15:10:15 +03:00 |
|
Dmitry Stogov
|
dd5a3a3b72
|
Add flexible support for temporary registers.
Get rid of hardcoded temporary registers (incomplete)
|
2022-05-05 22:35:39 +03:00 |
|
Dmitry Stogov
|
3e6f84eef4
|
Add "must be in reg" constraint
|
2022-04-28 14:48:43 +03:00 |
|
Dmitry Stogov
|
3f6a6aa3ea
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
|
Dmitry Stogov
|
23bd7fb272
|
Add hints and fixed intrvals for parameters
|
2022-04-07 14:18:59 +03:00 |
|
Dmitry Stogov
|
5b34386f62
|
Register Allocator suppor for fixed registers, use positions and register hints (incomplete).
|
2022-04-07 11:11:57 +03:00 |
|
Dmitry Stogov
|
2937993190
|
Initial import
|
2022-04-06 00:19:23 +03:00 |
|