ir/tests/debug.aarch64/switch_001.irt
2022-11-08 11:56:22 +03:00

63 lines
944 B
Plaintext

--TEST--
SWITCH 001
--TARGET--
aarch64
--ARGS--
-S
--CODE--
{
uintptr_t c_1 = 0;
bool c_2 = 0;
bool c_3 = 1;
int32_t c_4 = 1;
int32_t c_5 = 2;
int32_t c_6 = 3;
int32_t c_7 = 4;
l_1 = START(l_16);
int32_t d_2 = PARAM(l_1, "z", 0);
l_4 = SWITCH(l_1, d_2);
l_5 = CASE_VAL(l_4, c_4);
int32_t x_1 = COPY(c_4);
l_6 = END(l_5);
l_7 = CASE_VAL(l_4, c_5);
int32_t x_2 = COPY(c_5);
l_8 = END(l_7);
l_9 = CASE_VAL(l_4, c_6);
int32_t x_3 = COPY(c_6);
l_10 = END(l_9);
l_11 = CASE_DEFAULT(l_4);
int32_t x_4 = COPY(c_7);
l_12 = END(l_11);
l_13 = MERGE/4(l_6, l_8, l_10, l_12);
int32_t ret = PHI/4(l_13, x_1, x_2, x_3, x_4);
l_16 = RETURN(l_13, ret);
}
--EXPECT--
test:
cmp w0, #3
b.gt .L5
subs w2, w0, #1
b.lt .L5
adr x1, .L6
ldr x1, [x1, x2, lsl #3]
br x1
.L1:
movz w0, #0x1
.L2:
ret
.L3:
movz w0, #0x2
b .L2
.L4:
movz w0, #0x3
b .L2
.L5:
movz w0, #0x4
b .L2
.rodata
.align 8
.L6:
.qword .L1
.qword .L3
.qword .L4