danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2025-01-22 05:31:32 +01:00
Code Issues Packages Projects Releases Wiki Activity
ir/tests
History
Dmitry Stogov f5bbdeea27 Fix buffer overflow
2022-05-26 17:19:43 +03:00
..
c
Implement code generation for type conversion instructions
2022-05-20 13:07:41 +03:00
debug
Fix buffer overflow
2022-05-26 17:19:43 +03:00
x86_64
Extend disassembler to support .rodata section and IP relative data labels
2022-05-26 01:17:02 +03:00
001.irt
Initial import
2022-04-06 00:19:23 +03:00
002.irt
Initial import
2022-04-06 00:19:23 +03:00
003.irt
Initial import
2022-04-06 00:19:23 +03:00
004.irt
Initial import
2022-04-06 00:19:23 +03:00
005.irt
Initial import
2022-04-06 00:19:23 +03:00
006.irt
Initial import
2022-04-06 00:19:23 +03:00
007.irt
Rename "gcm_blocks" into "cfg_map"
2022-05-25 09:33:47 +03:00
008.irt
Initial import
2022-04-06 00:19:23 +03:00
009.irt
Rename "gcm_blocks" into "cfg_map"
2022-05-25 09:33:47 +03:00
010.irt
Rename "gcm_blocks" into "cfg_map"
2022-05-25 09:33:47 +03:00
011.irt
Initial import
2022-04-06 00:19:23 +03:00
012.irt
Initial import
2022-04-06 00:19:23 +03:00
013.irt
Rename "gcm_blocks" into "cfg_map"
2022-05-25 09:33:47 +03:00
014.irt
Initial import
2022-04-06 00:19:23 +03:00
015.irt
Initial import
2022-04-06 00:19:23 +03:00
016.irt
Initial import
2022-04-06 00:19:23 +03:00
017.irt
Initial import
2022-04-06 00:19:23 +03:00
018.irt
Initial import
2022-04-06 00:19:23 +03:00
019.irt
Initial import
2022-04-06 00:19:23 +03:00
020.irt
Better temporary register usage for SSA deconstruction
2022-05-13 00:32:37 +03:00
021.irt
Better temporary register usage for SSA deconstruction
2022-05-13 00:32:37 +03:00
022.irt
Better temporary register usage for SSA deconstruction
2022-05-13 00:32:37 +03:00
023.irt
Initial import
2022-04-06 00:19:23 +03:00
024.irt
Initial import
2022-04-06 00:19:23 +03:00
025.irt
Fix few CSSP bugs
2022-04-19 16:45:03 +03:00