ir/tests/debug.aarch64/memop_006.irt
2022-11-08 11:56:22 +03:00

27 lines
411 B
Plaintext

--TEST--
006: Memory update (shift)
--TARGET--
aarch64
--ARGS--
-S
--CODE--
{
l_1 = START(l_5);
int32_t y = PARAM(l_1, "y", 1);
int32_t v = VAR(l_1, "_spill_");
l_2 = VSTORE(l_1, v, y);
int32_t z, l_3 = VLOAD(l_2, v);
int32_t ret = SHL(z, y);
l_4 = VSTORE(l_3, v, ret);
l_5 = RETURN(l_4);
}
--EXPECT--
test:
sub sp, sp, #8
str w0, [sp]
ldr w1, [sp]
lsl w0, w1, w0
str w0, [sp]
add sp, sp, #8
ret