ir/TODO

52 lines
1.4 KiB
Plaintext
Raw Normal View History

- type casting nodes
- va_arg nodes
- BSTART, BEND nodes (to free data allocated by ALLOCA)
- ENTRY node for multy-entry units
- guards
- variable name binding
- VLOAD, VSTORE -> SSA
? reassociation folding rules
- folding engine improvement (one rule for few patterns)
- irreducable loops detection
- irreducable loops support
- range inference and PI node
- SCCP edge cases
- Folding after SCCP (see combo4.ir)
- local scheduling according to data dependencies, register presure and pipeline stalls
- basic block trace scheduling
? instruction selection
- xor, btsl=INCL, btrl=EXCL, btl=IN, bsr, maxss, maxsd, minss, minsd
- MOVZX to avoid a SHIFT and AND instruction
2022-04-21 09:20:41 +02:00
- Use CMOVcc to remove branches
2022-04-22 12:31:28 +02:00
- BURS ???
? register allocation
2022-05-19 10:02:39 +02:00
- hints and low priority registers (prevent allocating registers that are used as hints in the following intersecting intervals)
- spill slot coalescing
- optimal spill code placement through resolution
- splinting (spill only at cold path if possible)
- separate INT and FP allocation phases (for performance)
? code generation
- COND
2022-04-20 09:03:00 +02:00
- CAST
- return merge/split
2022-04-22 12:31:28 +02:00
? binary code emission without DynAsm
2022-04-12 09:37:20 +02:00
- 32-bit x86 code
? disassembler
- .rodata section and relative data labels
- modules (functions, data objecs, import, export, prototypes, forward declarations, memory segments, ref data, expr data)
- C compiler
- interpreter
- alias analyzes
- PHP support