Dmitry Stogov
|
1e8ff8078a
|
Cleanup symbolic constants usage
|
2023-12-08 17:35:41 +03:00 |
|
Dmitry Stogov
|
24e8e216a1
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
Dmitry Stogov
|
88b8731c16
|
Fix incorrect condition codes
|
2022-08-02 13:04:03 +03:00 |
|
Dmitry Stogov
|
9b25587eb6
|
Compound assignment instruction fusion
|
2022-06-21 17:33:57 +03:00 |
|
Dmitry Stogov
|
7e782a291a
|
Extend disassembler to support .rodata section and IP relative data labels
|
2022-05-26 01:17:02 +03:00 |
|
Dmitry Stogov
|
19e93fd3f6
|
Allow multi-target test suite
|
2022-05-25 17:38:22 +03:00 |
|
Dmitry Stogov
|
d3c1e4a02f
|
Reorder basic blocks to reduce number of jumps and improve code locality
|
2022-05-24 00:43:35 +03:00 |
|
Dmitry Stogov
|
bf369d0eac
|
Swap operands for better load fusion
|
2022-05-19 13:17:50 +03:00 |
|
Dmitry Stogov
|
c9bb858e50
|
Fuse loads without register allocation when this makes sense.
Make oarameters passed through stack to reuse the same stack slot for spilling.
|
2022-05-19 10:53:08 +03:00 |
|
Dmitry Stogov
|
dd5a3a3b72
|
Add flexible support for temporary registers.
Get rid of hardcoded temporary registers (incomplete)
|
2022-05-05 22:35:39 +03:00 |
|
Dmitry Stogov
|
c47de38bab
|
Merge spill slots for VAR, VLOAD and VSTORE (this may be unsafe)
|
2022-04-22 11:30:33 +03:00 |
|
Dmitry Stogov
|
84b2bac02c
|
Add more tests
|
2022-04-22 00:11:34 +03:00 |
|