Dmitry Stogov
|
7058c41411
|
More accurate spill loads optimization for instructions that reuse op1 register for result
This also fixes possbile incorrect register-allocation/code-generation
for SHIFT instuction on x86[_64]
|
2023-06-29 12:42:44 +03:00 |
|
Dmitry Stogov
|
c89a038fd3
|
Fix tests with capstone 5
Different versions of capstone may disassemble MOVD/MOVQ differentrly
|
2023-03-02 17:54:50 +03:00 |
|
Dmitry Stogov
|
ebdeba9fff
|
Add simple tests for Windows-x86_64
conv_004.irt and conv_010.irt fail with capstone 5 because of changes in movd/movq
|
2023-03-02 00:55:20 +03:00 |
|