Dmitry Stogov
|
1d49fe6cc4
|
Reduce cost of disabled IR_ASSERT()
|
2023-07-27 11:16:00 +03:00 |
|
Dmitry Stogov
|
f6cf9140da
|
Update ir_insn.inputs_count and use it after ir_build_def_use_lists()
|
2023-07-06 01:15:08 +03:00 |
|
Dmitry Stogov
|
ce2d6ceba6
|
Fixed non-boolean constant GUARD condition checks
|
2023-06-29 23:49:20 +03:00 |
|
Dmitry Stogov
|
9cec28c188
|
Fixed compilation warnings
|
2023-06-22 14:50:14 +03:00 |
|
Dmitry Stogov
|
85beed7901
|
Fixed incorrect oredering of moves during de-SSA
Temporary de-SSA registers may conflict with outpot registers, therefore these output resisters should be assigned last.
|
2023-06-22 12:07:19 +03:00 |
|
Dmitry Stogov
|
99bcde9e1e
|
Cleanup spill related code
|
2023-06-21 23:20:58 +03:00 |
|
Dmitry Stogov
|
d67c212916
|
Separate codegen info output into ir_dump_codegen()
|
2023-06-21 22:36:36 +03:00 |
|
Dmitry Stogov
|
ebaefd376a
|
Fix stack frame and assign all spill slots before code genearatin
|
2023-06-21 19:04:22 +03:00 |
|
Dmitry Stogov
|
4124ef5150
|
Allow printing IR annotated with register-allocation, spill-code-placement, de-SSA and code-generation information
|
2023-06-21 13:28:15 +03:00 |
|
Dmitry Stogov
|
25656607ba
|
Variabls with a register constraint may be loaed/stored directly from/to a spill slot (without an additional register)
|
2023-06-21 01:14:31 +03:00 |
|
Dmitry Stogov
|
b37d4e0443
|
Allow usage of CPU stack slots for deoptimization
|
2023-06-16 02:14:02 +03:00 |
|
Dmitry Stogov
|
6a98514bdc
|
Move stack size related metricks to ir_ctx
|
2023-06-15 19:28:54 +03:00 |
|
Dmitry Stogov
|
311267714e
|
Use macros insted of bit ops
|
2023-06-14 20:23:32 +03:00 |
|
Dmitry Stogov
|
defd58cec3
|
Store proper %sp register value
|
2023-06-13 18:22:21 +03:00 |
|
Dmitry Stogov
|
257bdff21a
|
Fix compilation warnings
|
2023-06-09 10:58:58 +03:00 |
|
Dmitry Stogov
|
b8be0b9dd9
|
Avoid loading of stack parameter to register if this is not necessary
|
2023-06-09 00:35:15 +03:00 |
|
Dmitry Stogov
|
ae4daf223e
|
Replace assertion with a non-fatal error
|
2023-06-07 18:39:51 +03:00 |
|
Dmitry Stogov
|
3de6c5126a
|
Avoid code generation for useless loads and stores
|
2023-06-07 14:43:16 +03:00 |
|
Dmitry Stogov
|
186dc6b0a6
|
Fixed GH issue #33: IR program failed to compile with "-O0" "-S" options
|
2023-06-05 18:22:12 +03:00 |
|
Dmitry Stogov
|
4e01e7251e
|
Implemented support for veneers on AArch64
|
2023-06-02 00:49:32 +03:00 |
|
Dmitry Stogov
|
87f2fc7f69
|
Fixed typo
|
2023-05-29 15:52:17 +03:00 |
|
Dmitry Stogov
|
20b9a7513c
|
Fixed missing label
|
2023-05-26 09:08:57 +03:00 |
|
Dmitry Stogov
|
2a80257535
|
Support for more C escape sequences
|
2023-05-22 19:51:19 +03:00 |
|
Dmitry Stogov
|
d3640495a2
|
Ceanup ir_compute_live_ranges() implementation
|
2023-05-19 12:34:54 +03:00 |
|
Dmitry Stogov
|
5c2023fd7f
|
Avoid live range constrction for VARs
|
2023-05-18 21:00:57 +03:00 |
|
Dmitry Stogov
|
477dbf7d76
|
Avoid live range constrction for RLOAD with fixed registers
|
2023-05-18 13:37:12 +03:00 |
|
Dmitry Stogov
|
c9fa8dfebd
|
Fixed SSA deconstruction
Previously we performed parallel copy for virtual registers, now we do
the same for the target CPU registers.
|
2023-05-17 22:37:45 +03:00 |
|
Dmitry Stogov
|
1bbee7b9da
|
Get rid of ir_live_interval.top
|
2023-04-28 09:49:12 +03:00 |
|
Dmitry Stogov
|
60802d942f
|
Fix previous commit. We still need a temporary register for indirect calls.
|
2023-04-26 14:10:58 +03:00 |
|
Dmitry Stogov
|
9eb366698d
|
Avoid reservaton of temporary resiser for argument passing
We may use any scratch register that is not used for parameters
|
2023-04-26 12:16:05 +03:00 |
|
Dmitry Stogov
|
0de0c1d0fa
|
Improve parallel copy algorithm to support move of single source into multiple destinations
|
2023-04-26 10:56:55 +03:00 |
|
Dmitry Stogov
|
1749168078
|
Add ir_insn_len() and ir_insn_inputs_to_len() private helpers
|
2023-04-21 13:40:55 +03:00 |
|
Dmitry Stogov
|
e01c43a967
|
Simplify access to nodes with variable inputs count
|
2023-04-21 12:40:17 +03:00 |
|
Dmitry Stogov
|
e5c01495da
|
Use arena to allocate live_intervals and nested data structures
|
2023-04-13 13:47:16 +03:00 |
|
Dmitry Stogov
|
04795b9f04
|
Fix compilation warnings
|
2023-04-12 10:48:30 +03:00 |
|
Dmitry Stogov
|
1e5e9e08ce
|
Re-implement instruction fusion and live-range construction
|
2023-04-05 19:20:43 +03:00 |
|
Dmitry Stogov
|
1058cde808
|
Cleanup instruction selector
|
2023-03-29 01:21:54 +03:00 |
|
Dmitry Stogov
|
ba0fa44447
|
Add "const" modifiers
|
2023-03-28 13:18:12 +03:00 |
|
Dmitry Stogov
|
72a5649236
|
Reorder conditions and avoid reloading
|
2023-03-23 23:44:59 +03:00 |
|
Dmitry Stogov
|
7e687262f7
|
Remove always true conditions
|
2023-03-23 22:16:05 +03:00 |
|
Dmitry Stogov
|
87dbdcea0d
|
Add necessary compensation loads for bounded nodes when enter into function through OSR entry-point
|
2023-03-21 13:45:37 +03:00 |
|
Dmitry Stogov
|
f5b7065b10
|
Refactor the ENTRY nodes
Now all ENTRY nodes have a "fake" input control edge.
Through this edge all of them are dominated by START node.
|
2023-03-17 09:02:37 +03:00 |
|
Dmitry Stogov
|
5052a6ca97
|
Fix stack alignment and allow non-saved permanent registers in the "fixed" frames
|
2023-03-07 21:38:27 +03:00 |
|
Dmitry Stogov
|
9b34731d16
|
Fix most MSVC compilation warnings
|
2023-02-28 02:11:09 +03:00 |
|
Dmitry Stogov
|
637fe28e90
|
Add comments
|
2023-02-21 15:41:41 +03:00 |
|
Dmitry Stogov
|
9f81982d86
|
Fix 'mov' to/from 'sp' register
sp is shared with zero register and 'mov' for sp/xzr is encoded differently
|
2023-02-21 11:42:05 +03:00 |
|
Dmitry Stogov
|
c71076d3f0
|
Allow reservation stack for passing arguments
|
2023-02-17 15:52:26 +03:00 |
|
Dmitry Stogov
|
fd653528e9
|
JMP optimization. Lift constant IJMP targets into jmp_table(s).
|
2023-02-16 22:41:55 +03:00 |
|
Dmitry Stogov
|
038b1e43cd
|
We can't preallocate stack for fastcall function calls
|
2023-01-31 16:13:15 +03:00 |
|
Dmitry Stogov
|
677c6cb2cb
|
Move declaration of some register alloation related macros to public API
Use RLOAD.op3 as a flag to avoid spill store
|
2023-01-30 16:33:57 +03:00 |
|