Dmitry Stogov
|
85beed7901
|
Fixed incorrect oredering of moves during de-SSA
Temporary de-SSA registers may conflict with outpot registers, therefore these output resisters should be assigned last.
|
2023-06-22 12:07:19 +03:00 |
|
Dmitry Stogov
|
24e8e216a1
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
Dmitry Stogov
|
00d5e471ad
|
Improve load fusion, register allocateion and code selection for ADD
|
2023-02-21 22:55:47 +03:00 |
|
Dmitry Stogov
|
5fb115ab11
|
Remove LOOP_EXIT
|
2022-06-15 17:27:31 +03:00 |
|
Dmitry Stogov
|
19e93fd3f6
|
Allow multi-target test suite
|
2022-05-25 17:38:22 +03:00 |
|
Dmitry Stogov
|
d3c1e4a02f
|
Reorder basic blocks to reduce number of jumps and improve code locality
|
2022-05-24 00:43:35 +03:00 |
|
Dmitry Stogov
|
4e917faaba
|
Fix stack parameters loading
|
2022-05-17 15:00:58 +03:00 |
|
Dmitry Stogov
|
84b2bac02c
|
Add more tests
|
2022-04-22 00:11:34 +03:00 |
|