.. |
abs_001.irt
|
Implement ABS and NEG
|
2022-04-21 00:31:28 +03:00 |
abs_002.irt
|
Implement ABS and NEG
|
2022-04-21 00:31:28 +03:00 |
abs_003.irt
|
Implement ABS and NEG
|
2022-04-21 00:31:28 +03:00 |
add_001.irt
|
Use LEA for 32-bit integers
|
2022-04-14 18:11:43 +03:00 |
add_002.irt
|
Use LEA for 32-bit integers
|
2022-04-14 18:11:43 +03:00 |
add_003.irt
|
Use LEA for 32-bit integers
|
2022-04-14 18:11:43 +03:00 |
add_004.irt
|
Use LEA for 32-bit integers
|
2022-04-14 18:11:43 +03:00 |
add_005.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
add_006.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
add_007.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
add_008.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
add_009.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
add_010.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
add_011.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
add_012.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
add_ov_001.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
add_ov_002.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
add_ov_003.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
add_ov_004.irt
|
Reorder blocks according to branch probability
|
2022-05-24 12:47:39 +03:00 |
alloca_001.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
alloca_002.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
bswap_001.irt
|
Added tests for unary integer instructions
|
2022-04-08 16:40:28 +03:00 |
conv_001.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_002.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_003.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_004.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_005.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_006.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_007.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_008.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_009.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_010.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
conv_011.irt
|
Implement code generation for type conversion instructions
|
2022-05-20 13:07:41 +03:00 |
div_001.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
div_002.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
div_003.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
div_004.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
div_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
eq_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
eq_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
eq_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
eq_004.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
eq_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
ge_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
ge_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
ge_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
ge_004.irt
|
Support for unordered floating point comparison
|
2022-04-08 15:29:05 +03:00 |
ge_005.irt
|
Support for unordered floating point comparison
|
2022-04-08 15:29:05 +03:00 |
gt_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
gt_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
gt_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
gt_004.irt
|
Support for unordered floating point comparison
|
2022-04-08 15:29:05 +03:00 |
gt_005.irt
|
Support for unordered floating point comparison
|
2022-04-08 15:29:05 +03:00 |
le_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
le_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
le_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
le_004.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
le_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
lt_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
lt_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
lt_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
lt_004.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
lt_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
min_001.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
min_002.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
min_003.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
min_004.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
min_005.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
min_006.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
mod_001.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mod_002.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mod_003.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mod_004.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mod_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
mul_001.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mul_002.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mul_003.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mul_004.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
mul_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
mul_006.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
mul_ov_001.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
mul_ov_002.irt
|
Implement code generation for MIN and MAX instructions
|
2022-05-19 17:03:00 +03:00 |
ne_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
ne_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
ne_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
ne_004.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
ne_005.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
neg_001.irt
|
Added tests for unary integer instructions
|
2022-04-08 16:40:28 +03:00 |
neg_002.irt
|
Implement ABS and NEG
|
2022-04-21 00:31:28 +03:00 |
neg_003.irt
|
Implement ABS and NEG
|
2022-04-21 00:31:28 +03:00 |
not_001.irt
|
Support for more instruction in C backend and BOOL_NOT in x86_86
|
2022-04-08 19:02:11 +03:00 |
not_002.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_001.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_002.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_003.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_004.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_005.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_006.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_007.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_008.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_009.irt
|
Better use placement
|
2022-04-15 00:35:02 +03:00 |
ra_010.irt
|
Flexable scratch register constraints (allow MUL %edx)
|
2022-05-13 15:10:15 +03:00 |
ra_011.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_012.irt
|
Better CPU constraint model and initial support for live interval splitting (incomplete)
|
2022-04-14 22:40:13 +03:00 |
ra_013.irt
|
Allocate scratch (caller-saved) registers first
|
2022-04-15 14:22:35 +03:00 |
ra_014.irt
|
Clenaup (remove unnecessary SHIFT case)
|
2022-05-16 14:36:27 +03:00 |
ra_015.irt
|
Clenaup (remove unnecessary SHIFT case)
|
2022-05-16 14:36:27 +03:00 |
shl_001.irt
|
Clenaup (remove unnecessary SHIFT case)
|
2022-05-16 14:36:27 +03:00 |
shl_002.irt
|
Added few more basic x86_64 tests
|
2022-04-08 00:29:49 +03:00 |
shl_003.irt
|
Clenaup (remove unnecessary SHIFT case)
|
2022-05-16 14:36:27 +03:00 |
shl_004.irt
|
Clenaup (remove unnecessary SHIFT case)
|
2022-05-16 14:36:27 +03:00 |
sub_001.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_002.irt
|
Use LEA for 32-bit integers
|
2022-04-14 18:11:43 +03:00 |
sub_003.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_004.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_005.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_006.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_007.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_008.irt
|
ws
|
2022-04-07 23:31:03 +03:00 |
sub_009.irt
|
Add tests for 64-bit constants
|
2022-05-04 15:37:07 +03:00 |
sub_010.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
sub_011.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
sub_012.irt
|
Add flexible support for temporary registers.
|
2022-05-05 22:35:39 +03:00 |
uge_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
uge_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
uge_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
ugt_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
ugt_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
ugt_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
ule_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
ule_002.irt
|
Added more x86_64 tests for integer comparison
|
2022-04-08 10:05:42 +03:00 |
ule_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
ult_001.irt
|
Added x86_64 tests for integer comparison
|
2022-04-08 00:59:45 +03:00 |
ult_002.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |
ult_003.irt
|
x86_64: Optimize integer comparison with zero
|
2022-04-08 10:49:22 +03:00 |