mirror of
https://github.com/danog/ir.git
synced 2024-12-02 17:55:40 +01:00
7058c41411
This also fixes possbile incorrect register-allocation/code-generation for SHIFT instuction on x86[_64]
29 lines
507 B
Plaintext
29 lines
507 B
Plaintext
--TEST--
|
|
001: Swap operands of commutative instruction
|
|
--TARGET--
|
|
x86
|
|
--ARGS--
|
|
-S
|
|
--CODE--
|
|
{
|
|
l_1 = START(l_5);
|
|
double x = PARAM(l_1, "x", 1);
|
|
double y = PARAM(l_1, "y", 2);
|
|
double v = VAR(l_1, "_spill_");
|
|
l_2 = VSTORE(l_1, v, y);
|
|
double z, l_3 = VLOAD(l_2, v);
|
|
double ret = ADD(z, x);
|
|
l_4 = VSTORE(l_3, v, ret);
|
|
l_5 = RETURN(l_4);
|
|
}
|
|
--EXPECT--
|
|
test:
|
|
subl $8, %esp
|
|
movsd 0x14(%esp), %xmm0
|
|
movsd %xmm0, (%esp)
|
|
movsd 0xc(%esp), %xmm0
|
|
addsd (%esp), %xmm0
|
|
movsd %xmm0, (%esp)
|
|
addl $8, %esp
|
|
retl
|