danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2024-11-27 04:45:38 +01:00
Code Issues Packages Projects Releases Wiki Activity
c9bb858e50
ir/tests
History
Dmitry Stogov c9bb858e50 Fuse loads without register allocation when this makes sense. 
Make oarameters passed through stack to reuse the same stack slot for spilling.
2022-05-19 10:53:08 +03:00
..
c New tests 2022-05-18 23:53:16 +03:00
debug Fuse loads without register allocation when this makes sense. 2022-05-19 10:53:08 +03:00
x86_64 Clenaup (remove unnecessary SHIFT case) 2022-05-16 14:36:27 +03:00
001.irt Initial import 2022-04-06 00:19:23 +03:00
002.irt Initial import 2022-04-06 00:19:23 +03:00
003.irt Initial import 2022-04-06 00:19:23 +03:00
004.irt Initial import 2022-04-06 00:19:23 +03:00
005.irt Initial import 2022-04-06 00:19:23 +03:00
006.irt Initial import 2022-04-06 00:19:23 +03:00
007.irt Initial import 2022-04-06 00:19:23 +03:00
008.irt Initial import 2022-04-06 00:19:23 +03:00
009.irt Initial import 2022-04-06 00:19:23 +03:00
010.irt Initial import 2022-04-06 00:19:23 +03:00
011.irt Initial import 2022-04-06 00:19:23 +03:00
012.irt Initial import 2022-04-06 00:19:23 +03:00
013.irt Initial import 2022-04-06 00:19:23 +03:00
014.irt Initial import 2022-04-06 00:19:23 +03:00
015.irt Initial import 2022-04-06 00:19:23 +03:00
016.irt Initial import 2022-04-06 00:19:23 +03:00
017.irt Initial import 2022-04-06 00:19:23 +03:00
018.irt Initial import 2022-04-06 00:19:23 +03:00
019.irt Initial import 2022-04-06 00:19:23 +03:00
020.irt Better temporary register usage for SSA deconstruction 2022-05-13 00:32:37 +03:00
021.irt Better temporary register usage for SSA deconstruction 2022-05-13 00:32:37 +03:00
022.irt Better temporary register usage for SSA deconstruction 2022-05-13 00:32:37 +03:00
023.irt Initial import 2022-04-06 00:19:23 +03:00
024.irt Initial import 2022-04-06 00:19:23 +03:00
025.irt Fix few CSSP bugs 2022-04-19 16:45:03 +03:00