| .. |
|
args_001.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
args_002.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
call2.irt
|
Fixed x86_64 calling convention for vararg functions
|
2023-09-27 10:23:34 +03:00 |
|
call3.irt
|
Avoid loading of stack parameter to register if this is not necessary
|
2023-06-09 00:35:15 +03:00 |
|
call_002.irt
|
Improve x86 code generation for passing address of label to stack
|
2023-03-29 15:48:41 +03:00 |
|
call_alloca.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
call_vaddr.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
call-O0.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
call.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
combo_001.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
combo_002.irt
|
Added type compatibility assertion and fixed mistakes in tests
|
2023-05-22 20:48:07 +03:00 |
|
combo_003.irt
|
Added type compatibility assertion and fixed mistakes in tests
|
2023-05-22 20:48:07 +03:00 |
|
combo_004.irt
|
Fixed mistakes in GCM algorithm
|
2023-05-29 17:02:50 +03:00 |
|
dce_001.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
dessa_001.irt
|
|
|
|
dessa_002.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
dessa_003.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
fig-O0.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
fig.irt
|
Change ir_allocate_blocked_reg() according to description from "Optimized Interval Splitting in a Linear Scan Register Allocator"
|
2023-06-28 22:00:50 +03:00 |
|
ijmp_001.irt
|
|
|
|
lea_001.irt
|
|
|
|
loop_001.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
loop_002.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
memop_001.irt
|
|
|
|
memop_002.irt
|
|
|
|
memop_003.irt
|
|
|
|
memop_004.irt
|
|
|
|
memop_005.irt
|
|
|
|
memop_006.irt
|
|
|
|
memop_007.irt
|
|
|
|
memop_008.irt
|
|
|
|
params_001.irt
|
Avoid loading of stack parameter to register if this is not necessary
|
2023-06-09 00:35:15 +03:00 |
|
params_002.irt
|
|
|
|
params_003.irt
|
Fixed x86_64 calling convention for vararg functions
|
2023-09-27 10:23:34 +03:00 |
|
regset-fib2.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
regset-fib.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
regset-fibi.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
regset-test.irt
|
More accurate spill loads optimization for instructions that reuse op1 register for result
|
2023-06-29 12:42:44 +03:00 |
|
sccp_001.irt
|
|
|
|
sccp_002.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
swap_001.irt
|
More accurate spill loads optimization for instructions that reuse op1 register for result
|
2023-06-29 12:42:44 +03:00 |
|
swap_002.irt
|
More accurate spill loads optimization for instructions that reuse op1 register for result
|
2023-06-29 12:42:44 +03:00 |
|
switch_001.irt
|
|
|
|
switch_002.irt
|
|
|
|
tailcall_001.irt
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
tailcall_002.irt
|
Remove data dependency between TAILCALL and UNREACHABLE
|
2023-04-13 02:41:28 +03:00 |
|
test_mem.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
test_var-O0.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
test_var.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
test-mavx.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
test-O0.irt
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
test.irt
|
More accurate spill loads optimization for instructions that reuse op1 register for result
|
2023-06-29 12:42:44 +03:00 |
