Dmitry Stogov
|
76e6418cae
|
Support for function prototypes
|
2023-11-30 21:10:41 +03:00 |
|
Dmitry Stogov
|
d5596d815e
|
Stop reporting zero exit code when run JIT-ed code
|
2023-11-16 13:57:37 +03:00 |
|
Dmitry Stogov
|
d60d92516d
|
Fixed tests
|
2023-10-20 17:50:31 +03:00 |
|
Dmitry Stogov
|
211884cf29
|
Introduce API to load modules
|
2023-10-11 22:55:25 +03:00 |
|
Dmitry Stogov
|
7058c41411
|
More accurate spill loads optimization for instructions that reuse op1 register for result
This also fixes possbile incorrect register-allocation/code-generation
for SHIFT instuction on x86[_64]
|
2023-06-29 12:42:44 +03:00 |
|
Dmitry Stogov
|
2bfe1626ad
|
Change ir_allocate_blocked_reg() according to description from "Optimized Interval Splitting in a Linear Scan Register Allocator"
|
2023-06-28 22:00:50 +03:00 |
|
Dmitry Stogov
|
141d46f5d8
|
Fixed tests
|
2023-06-27 11:34:13 +03:00 |
|
Dmitry Stogov
|
678a6af863
|
Eliminate duplicate spill loads at the same basic block
|
2023-06-22 14:41:01 +03:00 |
|
Dmitry Stogov
|
85beed7901
|
Fixed incorrect oredering of moves during de-SSA
Temporary de-SSA registers may conflict with outpot registers, therefore these output resisters should be assigned last.
|
2023-06-22 12:07:19 +03:00 |
|
Dmitry Stogov
|
cc87d1291f
|
Fixed tests
|
2023-06-09 16:29:38 +03:00 |
|
Dmitry Stogov
|
0d3af66a2b
|
Fix test
|
2023-06-09 10:58:49 +03:00 |
|
Dmitry Stogov
|
c9d3804b6e
|
Fixed mistakes in GCM algorithm
|
2023-05-29 17:02:50 +03:00 |
|
Dmitry Stogov
|
75edc8fec5
|
Added type compatibility assertion and fixed mistakes in tests
|
2023-05-22 20:48:07 +03:00 |
|
Dmitry Stogov
|
3dcb083eb6
|
Fix Win64 tests
|
2023-05-17 22:49:26 +03:00 |
|
Dmitry Stogov
|
53f4435f8e
|
Fixed test
|
2023-04-26 14:24:43 +03:00 |
|
Dmitry Stogov
|
9eb366698d
|
Avoid reservaton of temporary resiser for argument passing
We may use any scratch register that is not used for parameters
|
2023-04-26 12:16:05 +03:00 |
|
Dmitry Stogov
|
f85f5fd2a8
|
Remove data dependency between TAILCALL and UNREACHABLE
|
2023-04-13 02:41:28 +03:00 |
|
Dmitry Stogov
|
1e5e9e08ce
|
Re-implement instruction fusion and live-range construction
|
2023-04-05 19:20:43 +03:00 |
|
Dmitry Stogov
|
ee827ee983
|
Don't create two DEF UsePos
|
2023-03-29 17:22:49 +03:00 |
|
Dmitry Stogov
|
5bed3d73a5
|
Fix test
|
2023-03-29 15:13:17 +03:00 |
|
Dmitry Stogov
|
24e8e216a1
|
Remove a "reference" edge from LOOP_END to LOOP_BEGIN node.
|
2023-03-23 00:47:27 +03:00 |
|
Dmitry Stogov
|
1542048331
|
Fix TAILCALL on WIN64
|
2023-03-02 22:08:24 +03:00 |
|
Dmitry Stogov
|
29122c15c3
|
Add complex WIN64 tests
|
2023-03-02 17:57:26 +03:00 |
|