danog/ir
1
0
Fork 0
mirror of https://github.com/danog/ir.git synced 2024-12-02 17:55:40 +01:00
Code Issues Packages Projects Releases Wiki Activity
846 Commits 2 Branches 0 Tags 3.2 MiB
ce2d6ceba6
Commit Graph

846 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Dmitry Stogov
ce2d6ceba6 Fixed non-boolean constant GUARD condition checks 2023-06-29 23:49:20 +03:00
Dmitry Stogov
7058c41411 More accurate spill loads optimization for instructions that reuse op1 register for result 
This also fixes possbile incorrect register-allocation/code-generation
for SHIFT instuction on x86[_64]
 2023-06-29 12:42:44 +03:00
Dmitry Stogov
865daeb988 Duxed support for multi-word instructions 2023-06-29 00:29:18 +03:00
Dmitry Stogov
2bfe1626ad Change ir_allocate_blocked_reg() according to description from "Optimized Interval Splitting in a Linear Scan Register Allocator" 2023-06-28 22:00:50 +03:00
Dmitry Stogov
b1e6ae66e3 More accurate reslution of a register allocation conflict 2023-06-28 16:17:21 +03:00
Dmitry Stogov
1b88d998c8 Fixed inactive interval splitting 2023-06-27 15:48:35 +03:00
Dmitry Stogov
b9fc218604 Remove first part of splitted inactive interval from the "inactive" list 2023-06-27 15:04:10 +03:00
Dmitry Stogov
141d46f5d8 Fixed tests 2023-06-27 11:34:13 +03:00
Dmitry Stogov
8a5a81c03e Improve live interval splitting and eliminate more redundand spill loads 2023-06-27 11:29:26 +03:00
Dmitry Stogov
9cec28c188 Fixed compilation warnings 2023-06-22 14:50:14 +03:00
Dmitry Stogov
678a6af863 Eliminate duplicate spill loads at the same basic block 2023-06-22 14:41:01 +03:00
Dmitry Stogov
85beed7901 Fixed incorrect oredering of moves during de-SSA 
Temporary de-SSA registers may conflict with outpot registers, therefore these output resisters should be assigned last.
 2023-06-22 12:07:19 +03:00
Dmitry Stogov
35f94d570f Revert "Eliminate duplicate spill loads at the same basic block" 
This reverts commit 5d05d78462.
 2023-06-22 01:58:26 +03:00
Dmitry Stogov
5d05d78462 Eliminate duplicate spill loads at the same basic block 2023-06-22 01:24:50 +03:00
Dmitry Stogov
bfb527509d Fixed incorrect operands order 2023-06-21 23:56:47 +03:00
Dmitry Stogov
99bcde9e1e Cleanup spill related code 2023-06-21 23:20:58 +03:00
Dmitry Stogov
d67c212916 Separate codegen info output into ir_dump_codegen() 2023-06-21 22:36:36 +03:00
Dmitry Stogov
ebaefd376a Fix stack frame and assign all spill slots before code genearatin 2023-06-21 19:04:22 +03:00
Dmitry Stogov
4124ef5150 Allow printing IR annotated with register-allocation, spill-code-placement, de-SSA and code-generation information 2023-06-21 13:28:15 +03:00
Dmitry Stogov
25656607ba Variabls with a register constraint may be loaed/stored directly from/to a spill slot (without an additional register) 2023-06-21 01:14:31 +03:00
Dmitry Stogov
ffac404552 Fix impossible load fusion 2023-06-20 12:14:52 +03:00
Dmitry Stogov
009e9c4a53 Split assign_regs() loop into two versions (with and without spilling). 2023-06-20 08:34:54 +03:00
Dmitry Stogov
0928b975be Fixed incorrect buffer access 2023-06-19 21:34:50 +03:00
Dmitry Stogov
fc5e1742c6
Merge pull request #44 from weltling/capstone_toolset2 
ci: windows: Switch to Server 2019 runner image
 2023-06-19 14:40:22 +03:00
Anatol Belski
d28de0e46e ci: windows: Switch to Server 2019 runner image 
There seems to be a weird issue with toolset and host OS version, that
makes x86 Windows builds of capstone misbehave. It is not quite clear,
what is the exact issue, but switching to another runner image that also
uses a bit older toolset seems to help.

Signed-off-by: Anatol Belski <anbelski@linux.microsoft.com>
 2023-06-16 23:02:00 +02:00
Dmitry Stogov
b37d4e0443 Allow usage of CPU stack slots for deoptimization 2023-06-16 02:14:02 +03:00
Dmitry Stogov
6a98514bdc Move stack size related metricks to ir_ctx 2023-06-15 19:28:54 +03:00
Dmitry Stogov
311267714e Use macros insted of bit ops 2023-06-14 20:23:32 +03:00
Dmitry Stogov
defd58cec3 Store proper %sp register value 2023-06-13 18:22:21 +03:00
Dmitry Stogov
848613ce81
Merge pull request #43 from weltling/capstone_devenv2 
msvc: capstone: Move to using upstream instead of vcpkg
 2023-06-13 09:36:51 +03:00
Anatol Belski
658c923580 msvc: capstone: Move to using the VS solution instead of vcpkg 
Moving to the usage of the upstream sources removes layers of
complexity present in VCPKG and allows for more flexibility with regard
to the dependency handling. Things done:

- Switch to building capstone based from an upstream tag
- Explicitly remove any unused arch support in the build
- Use static lib to simplify on-prem usage
- Cache the capstone artifacts in the pipeline
- Automatically reset cache based on the values in Makefile and
  VC++ toolset version

The current capstone version is still kept 5.0-rc2. While evaluating a
possible downgrade to 4.0.2 as used by the Linux CI, some test
regressions are observed on the x64 side. If needed, those might be
spent a closer look, otherwise keeping the version seems ok.

Signed-off-by: Anatol Belski <anbelski@linux.microsoft.com>
 2023-06-10 13:24:28 +02:00
Dmitry Stogov
cc87d1291f Fixed tests 2023-06-09 16:29:38 +03:00
Dmitry Stogov
6a8830c1dc Better usage of the register hints 2023-06-09 16:26:15 +03:00
Dmitry Stogov
257bdff21a Fix compilation warnings 2023-06-09 10:58:58 +03:00
Dmitry Stogov
0d3af66a2b Fix test 2023-06-09 10:58:49 +03:00
Dmitry Stogov
b8be0b9dd9 Avoid loading of stack parameter to register if this is not necessary 2023-06-09 00:35:15 +03:00
Dmitry Stogov
e506c1367d Allow motion of loop invariant bound nodes 
Spilling of bound nodes may introduce anti-dependencies, but the
previous restriction doesn't fix the possible problems
 2023-06-08 00:32:36 +03:00
Dmitry Stogov
ae4daf223e Replace assertion with a non-fatal error 2023-06-07 18:39:51 +03:00
Dmitry Stogov
c599cfbdf3 Fixed spill slot allocation 2023-06-07 18:37:37 +03:00
Dmitry Stogov
3de6c5126a Avoid code generation for useless loads and stores 2023-06-07 14:43:16 +03:00
Dmitry Stogov
eaaf487600 Avoid check for PHI in BB started by a node with a single use-def edge (control edge) 2023-06-07 11:47:42 +03:00
Dmitry Stogov
70da8bef54 Avoid check for PHI, PI, PARAM and VAR nodes in BB started by a node with a single use-def edge (control edge) 2023-06-07 10:27:41 +03:00
Dmitry Stogov
3f009c2d5a Disable scheduling of related ADD_OV/SUB_OV/MUL_OV and OVERFLOW into different blocks 2023-06-06 23:55:40 +03:00
Dmitry Stogov
18bdfb4203 Bettter code scheduling 2023-06-06 23:55:15 +03:00
Dmitry Stogov
d049bdfdb5 Fixed format specifiers 2023-06-06 17:22:54 +03:00
Dmitry Stogov
d2d4e275a7
Merge pull request #42 from weltling/examples2 
examples: Add new example and some comments
 2023-06-05 19:15:24 +03:00
Dmitry Stogov
186dc6b0a6 Fixed GH issue #33: IR program failed to compile with "-O0" "-S" options 2023-06-05 18:22:12 +03:00
Anatol Belski
187452cba2 examples: Add example for void function with pointer arg 
Signed-off-by: Anatol Belski <anbelski@linux.microsoft.com>
 2023-06-05 16:11:27 +02:00
Anatol Belski
283f443615 examples: Add some comments to example files 
Signed-off-by: Anatol Belski <anbelski@linux.microsoft.com>
 2023-06-05 16:11:27 +02:00
Dmitry Stogov
b5bb5f869a Fixed GH Issue #34 (Simple if-else IR program compile failure) 2023-06-05 14:21:03 +03:00