Dmitry Stogov
|
a746ceb650
|
AArch64: Make x18 register allocatable on Linux
|
2023-11-30 21:27:30 +03:00 |
|
Dmitry Stogov
|
dd77b6b71a
|
Fixed Windows build
|
2023-11-30 21:17:41 +03:00 |
|
Dmitry Stogov
|
76e6418cae
|
Support for function prototypes
|
2023-11-30 21:10:41 +03:00 |
|
Dmitry Stogov
|
81047af575
|
Cleanup code-generation for VA_ARG
|
2023-11-23 22:52:08 +03:00 |
|
Dmitry Stogov
|
8c501e1989
|
Fixed VA_ARG support for WIN64
|
2023-11-23 20:55:10 +03:00 |
|
Dmitry Stogov
|
5bacc13b2c
|
Add VA_ARG tests
|
2023-11-23 19:45:52 +03:00 |
|
Dmitry Stogov
|
25bd3024da
|
Codegeneration for VA_ARG nodes (Windows and MacOS are not supported yet)
|
2023-11-23 19:38:33 +03:00 |
|
Dmitry Stogov
|
1671b3de78
|
Use common JIT code buffer on AArch64. It's also used for veneers.
|
2023-11-23 00:18:59 +03:00 |
|
Dmitry Stogov
|
46f041141a
|
Update reference to PHP master branch
|
2023-11-22 13:39:32 +03:00 |
|
Dmitry Stogov
|
18a3192604
|
JIT/AArch64: Add code-generation for IR_TRAP
|
2023-11-22 11:43:33 +03:00 |
|
Dmitry Stogov
|
1d6cf229ef
|
Fix typo
|
2023-11-22 11:36:30 +03:00 |
|
Dmitry Stogov
|
68068c4f58
|
Split ir_ctx->flags into public and private (ir_ctx->flags2)
|
2023-11-17 14:24:33 +03:00 |
|
Dmitry Stogov
|
688f876928
|
mplemented code-generation for bit counting instructions
|
2023-11-16 22:48:05 +03:00 |
|
Dmitry Stogov
|
92ef948caf
|
Implemented code-generation for CTPOP
|
2023-11-16 19:28:12 +03:00 |
|
Dmitry Stogov
|
d5596d815e
|
Stop reporting zero exit code when run JIT-ed code
|
2023-11-16 13:57:37 +03:00 |
|
Dmitry Stogov
|
5e9d41f6b4
|
AArch64: Remove redundant memory unmap #12688
|
2023-11-16 11:50:57 +03:00 |
|
Dmitry Stogov
|
ea2de69592
|
Add bit counting nodes (JIT code generation is not supported yet)
|
2023-11-16 03:05:10 +03:00 |
|
Dmitry Stogov
|
90b6f34db2
|
Add FRAME_ADDR node
|
2023-11-16 01:59:26 +03:00 |
|
Dmitry Stogov
|
507175b228
|
Add VA_ARG nodes (JIT code generation is not supported yet)
|
2023-11-16 00:29:24 +03:00 |
|
Dmitry Stogov
|
e5b4c686df
|
Added support for overflow math
|
2023-11-15 18:44:05 +03:00 |
|
Dmitry Stogov
|
0e421792ae
|
Fixed support for both limits in llvm.sadd.sat and llvm.ssub.sat
|
2023-11-15 16:59:40 +03:00 |
|
Dmitry Stogov
|
a8e514266f
|
Add support for some LLVM intrinsic
|
2023-11-15 15:17:36 +03:00 |
|
Dmitry Stogov
|
3f14ac4252
|
Fixed address constant duplication
|
2023-11-14 17:58:05 +03:00 |
|
Dmitry Stogov
|
fab41058d4
|
Properly save UNREACHABLE instruction eith third operand
|
2023-11-14 17:12:20 +03:00 |
|
Dmitry Stogov
|
a2c6f98e75
|
Improve LLVM loader support (incomplete)
|
2023-11-10 18:09:48 +03:00 |
|
Dmitry Stogov
|
1eaf5531e5
|
Fixed test
|
2023-11-08 10:20:55 +03:00 |
|
Dmitry Stogov
|
d2353ddfc1
|
Fixed typos in register definition
|
2023-11-08 10:13:57 +03:00 |
|
Dmitry Stogov
|
ec58853788
|
Validate opcode
|
2023-11-07 11:33:35 +03:00 |
|
Dmitry Stogov
|
091907f4a4
|
Fixed typo
|
2023-10-25 08:40:26 +03:00 |
|
Dmitry Stogov
|
dfd22749ac
|
Fixed typo in folding rule
|
2023-10-25 08:28:05 +03:00 |
|
Dmitry Stogov
|
400fa2805d
|
An attempt to fix tests on Windows
|
2023-10-24 11:12:37 +03:00 |
|
Dmitry Stogov
|
6edb011548
|
Fixed code generation for unordered floating point comparison
- Fixed COND on AArch64
- Fixed SYM support on AArch64
|
2023-10-24 10:22:04 +03:00 |
|
Dmitry Stogov
|
d60d92516d
|
Fixed tests
|
2023-10-20 17:50:31 +03:00 |
|
Dmitry Stogov
|
49316643e7
|
Initial support for modules (incomplete)
|
2023-10-20 17:44:45 +03:00 |
|
Dmitry Stogov
|
9b1ce974cb
|
Improve loader interface (incomplete)
|
2023-10-20 01:09:46 +03:00 |
|
Dmitry Stogov
|
d72ae866e0
|
Fixed SYM/FUNC mess
|
2023-10-18 12:19:43 +03:00 |
|
Dmitry Stogov
|
d0686408e2
|
Initial support for SYM constants (incomplete)
|
2023-10-18 11:45:57 +03:00 |
|
Dmitry Stogov
|
a94dddd671
|
Improve cross-compilation (use separate CFLAGS and BUILD_CFLAGS)
|
2023-10-17 11:46:42 +03:00 |
|
Dmitry Stogov
|
4f9724a7fb
|
Fix tests
|
2023-10-13 21:04:38 +03:00 |
|
Dmitry Stogov
|
66e9693019
|
Fix tests
|
2023-10-13 20:57:42 +03:00 |
|
Dmitry Stogov
|
613fca0327
|
Implemented code generation for COND (not optimized)
|
2023-10-13 20:50:23 +03:00 |
|
Dmitry Stogov
|
2984f34fe7
|
Fix zext(bool)->i8
|
2023-10-13 15:41:54 +03:00 |
|
Dmitry Stogov
|
9c4cabd19d
|
Fix inerval flags reseting after coalescing
|
2023-10-13 13:57:48 +03:00 |
|
Dmitry Stogov
|
62b6ddf149
|
Fixed code generation for rare address mode
|
2023-10-13 13:29:59 +03:00 |
|
Dmitry Stogov
|
d641c7949a
|
Support for unordered FP comparison (x86[_64] yet, needs tests)
|
2023-10-13 12:52:56 +03:00 |
|
Dmitry Stogov
|
e884c6b84c
|
Reset interfal flags that become wrong after coalescing
|
2023-10-13 12:51:14 +03:00 |
|
Dmitry Stogov
|
1b978f67ce
|
Fix codegeneration for negative 8 and 16-bit immediate values
|
2023-10-13 11:15:19 +03:00 |
|
Dmitry Stogov
|
daa31b3200
|
Properly remove interval from active list
|
2023-10-13 11:12:15 +03:00 |
|
Dmitry Stogov
|
dd227dfa25
|
New tests
|
2023-10-12 15:01:27 +03:00 |
|
Dmitry Stogov
|
1970a16496
|
Fixed crash on dead PHI
|
2023-10-12 14:54:23 +03:00 |
|